Low Temperature Selected Area Re-growth of Ohmic Contacts for III-N FETs. Y.N. Saripalli, C.Zeng(1), Y. Jin (1), J.P. Long(2), J.A. Grenko, K.Dandu(1), M.A.L. Johnson, and D.W. Barlage(1). Department of Materials Science and Engineering, NC State University, Raleigh, NC-27695 (1) Department of Electrical and Computer Engineering, NC State University, Raleigh, NC-27695 (2) Department, of Physics, NC State University, Raleigh, NC-27695 ABSTRACT GaN has a wide band gap energy, high electron mobility, high saturation velocity, and excellent thermal properties making it a promising material for high power and high frequency electronic devices. The development of enhancement mode GaN metal oxide semiconductor (MOS) transistors has been elusive due to the non-availability of a good insulating gate dielectric and the difficulty in forming of ohmic source/drain regions. Ion-implantation of dopants causes severe lattice damage requiring a high temperature post-implant anneal and has not been a successful method to obtain acceptable low-resistance source/drain regions. At the same time, gate dielectrics for most compound semiconductors, in addition to difficulties in minimizing the density of interface states which pin the Fermi level by inducing trap levels in the midgap, are degraded by instabilities as a result of high temperature annealing. The paper presents the development ohmic source/drain contacts for GaN MOSFETs by selected area epitaxial regrowth. Re-growth of GaN on patterned substrates by metal-organic chemical vapor deposition (MOCVD) employs a growth regime to decrease the enhanced growth rates and island formation that result from the diffusion of precursors to the selected area. The enhanced growth rate is 4.5μm/hr compared to 0.5μm/hr of the as-grown GaN on the unpatterned substrate. The enhanced growth rate also results in heavily porous GaN. Selected area growth, device processing, the material and device characterization results will be presented. In particular the selected area growth of doped contacts in the 800ºC temperature range leads to superior morphology and contact resistance as compared to similar contacts grown at 1060ºC. The contact resistivity of the n + re-growth region measured was ~2x10 -4 ohm-m and the morphology of the re-grown region was comparable to the as-grown GaN with an RMS roughness ~1.4nm. The success of fabricating low temperature contacts for GaN enhancement mode MOS transistors is a critical step in fabricating these devices opening new applications. INTRODUCTION The high mobility, high saturation velocity, high breakdown fields (V b ), low dielectric constant and high thermal conductivity of wide bandgap materials like GaN enable their use in high power, high frequency, high temperature and nano-scale device applications 1-5 . GaN heterojunction field effect transistor (HFET) technology are maturing in development since the observation of a polarization induced two dimensional electron gas in GaN/Al x Ga 1-x N structures 6,7 . However, a HFET is a normally on device making it a less appropriate device for logic applications. The development of a normally off GaN MOSFET has been elusive 0892-FF16-01.1 Mater. Res. Soc. Symp. Proc. Vol. 892 © 2006 Materials Research Society