International Journal of Hybrid Information Technology Vol. 5, No. 3, July, 2012 105 Power & Area Efficient Router in 2-D Mesh Network-on-Chip Using Low Power Methodology - Clock Gating Techniques Sudhir N. Shelke 1 and Pramod B. Patil 2 1 Assistant Professor, Department of Electronics & Telecommunication Engineering, J.D. College of Engineering, Nagpur, India 2 Principal, J.D. College of Engineering, Nagpur, India shelkesn@rknec.edu, ppamt07@yahoo.com Abstract Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router buffers. Resource sharing for on-chip network is critical to reduce the chip area and power consumption.An area efficient implementation of a routing node for a NoC is presented. Of the four components of routing node, the input block (mainly consisting of buffers) and scheduler have been modified to save area requirements. The other two components of the routing node take up negligible area in comparison. The use of custom SRAM in place of synthesizable flip flops in the input block has resulted in a saving of over 26% of the silicon area and power optimization is 65% when operated at 16 ns clock. Clock gating is an important high-level technique for reducing the power consumption of a design. Clock gating reduces the clock network power dissipation, relaxes the datapath timing, and reduces routing congestion by eliminating feedback multiplexer loops. For designs that have large multi-bit registers, clock gating can save power and reduce the number of gates in the design. In our design case, it has been further observed that the power optimization with clock gating techniques at RTL level saves 67.38%, Gate Level 67.29% & Power Driven around 68.79% of power while 30.38 %, 27.85 % &31.21% silicon area respectively have been saved. Keywords: Network -on-Chip, Router, SRAM, RTL, Clock Gating 1. Introduction Ever-increasing requirements on electronic systems are one of the key factors for evolution of the integrated circuit technology. Multiprocessing is the solution to meet the requirements of upcoming applications. Multiprocessing over heterogeneous functional units require efficient on chip communication [1, 2]. Network-on-Chip (NoC) is a general purpose on-chip communication concept that offers high throughput, which is the basic requirement to deal with complexity of modern systems, as shown in Figure 1. All links in NoC can be simultaneously used for data transmission, which provides a high level of parallelism and makes it attractive to replace the typical communication architectures like shared buses or point-to-point dedicated wires.